

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 64-082125

(43)Date of publication of application : 28.03.1989

(51)Int.Cl.

G06F 7/52

(21)Application number : 63-164098

(71)Applicant : DIGITAL EQUIP CORP <DEC>

(22)Date of filing : 30.06.1988

(72)Inventor : BENNSCHNEIDER BRADLEY J
PENG VICTOR

(30)Priority


Priority number : 87 68262 Priority date : 30.06.1987 Priority country : US

(54) DEVICE AND METHOD FOR QUICKENING INTEGER AND FLOWING-POINT MULTIPLICATION

(57)Abstract:

PURPOSE: To quicken multiplying operation by generating plus logic signals by plural encoding means in response to a previously selected multiplication operand signal and sending them to a 1st carry/save adding means at a previously set digit.

CONSTITUTION: A multiplication unit consisting of plural carry/save adder stages 111-114 is provided and its multiplication procedure is followed by using correction booth algorithm. For example, when encoded multiplier bits representing subtracting operation are needed, subtracting operations is all performed by adding operation. Therefore, a single signal of logic '1' needed to convert a group of signals of a complement of 1 derived from the multiplication operand into a group of signals of a complement of 2 is inputted to the 1st carry/save adder stage 111 at a proper bit position. Consequently, the multiplication can be quickened.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]